Abstract: A novel scheme called Soft Secondary Electron Programming (SSEP) is introduced and shown to be a promising programming mechanism for scaled NOR Flash EEPROMs. SSEP involves use of an "optimum" V B that results in a lower drain disturb compared to both Channel Hot Electron (CHE) and CHannel Initiated Secondary Electron (CHISEL) mechanisms. The concept behind minimizing drain disturb is discussed. SSEP is shown to give faster programming and lower disturb than CHE at all operating conditions, and better program/disturb margin compared to CHISEL at similar program speed or disturb time.
Introduction
NOR flash EEPROMs are programmed by Channel Hot Electron (CHE) or CHannel Initiated Secondary ELectron (CHISEL) injection (CHE: V B =0 V, CHISEL: V B =-2 V) [1, 2] . Compared to CHE, CHISEL offers faster program speed, lower power consumption, and much better cycling endurance [2] [3] [4] [5] , but results in a higher program drain disturb [6] . CHE drain disturb originates from sub-threshold channel leakage and worsens when L FG is scaled, and CHISEL drain disturb originates from band-to-band-tunneling (BTBT) at drain junction and worsens when S/D junction depth (X J ) is scaled [6] . Hence drain disturb is a serious concern with cell scaling.
In this work, a novel mechanism called Soft Secondary Electron Programming (SSEP) is introduced. SSEP involves optimization of V B that helps in reducing both channel leakage and BTBT during disturb. So, SSEP offers improved disturb immunity and better program/disturb margin compared to both CHISEL and CHE. Due to the presence of V B , SSEP also offers excellent programming efficiency compared to CHE. The objective of this paper is to demonstrate and validate the SSEP concept.
Initially, the effect of varying V B during program and disturb is examined, and the sources of drain disturb are studied. Then the concept of SSEP is introduced and its optimization with respect to program/disturb is discussed. Finally the effect of technology parameters (L FG , X J ) on SSEP is studied. Fig. 1 explains the CHE, CHISEL and proposed SSEP concepts. CHE programming involves injection (into FG) of channel electrons heated in the lateral field [1] . In CHISEL programming, holes generated out of impact ionization (II) by channel electrons get accelerated by large vertical field of drain-substrate junction (DSJ) (due to V B ) and cause further II. The generated secondary electrons gain energy in DSJ vertical field and get injected into FG, thereby enhancing programming efficiency [2] [3] [4] [5] . From a programming perspective SSEP operates midway between CHE and CHISEL, and utilizes an optimum V B determined by drain disturb minimization (as explained later) rather than programming efficiency maximization (as historically is the case for CHISEL). Charge loss disturb increases monotonically with |V B |, but is much less than charge gain disturb (CGD) and so is not a concern. CGD, which is a real concern due to its much larger magnitude, does not vary monotonically with V B , but is minimum at an intermediate V B between 0V and -2V. This is a very important observation and is explained below.
Experimental Details

Results and Discussion
CGD is due to hot electron injection into the FG [6] . Under CHE operation T D decreases at shorter L FG , but it is insensitive to L FG under CHISEL (both for charge gain and charge loss disturbs). Furthermore, I B is a good monitor for drain disturb under both CHE and CHISEL operation [6] , as is verified by good correlation of I B and 1/T D when L FG is varied (Fig. 7) . Figs. 6 and 7 show that sources of hot electrons causing disturb under CHE and CHISEL operation are channel leakage and BTBT respectively. Channel leakage increases at higher X J and lower L FG , but BTBT increases at lower X J and is insensitive to L FG . BTBT component is insignificant for CHE due to lower DSJ field at V B =0V, and channel leakage reduces for CHISEL due to body-effect (V B <0 V) induced V TH shift. Hence both channel leakage and BTBT reduce at intermediate V B (0<|V B |<2 V), which shows lower disturb (Fig. 5) . (Fig. 4) . However, the resulting T D is an order of magnitude lower for SSEP (Fig. 8) . Comparison between CHISEL point 'a' and SSEP point 'c', having similar T D (Fig.  8) , shows ~2X faster T P for SSEP (Fig.4) . Therefore, SSEP offers much better program/disturb margin compared to CHISEL for similar T P as well as similar T D . 
Conclusion
A novel Soft Secondary Electron Programming (SSEP) scheme is introduced for NOR Flash EEPROM cells. SSEP uses an "optimum" V B that offers lower drain disturb compared to both CHISEL and CHE processes. The concept behind optimum V B choice is discussed, which reduces both channel leakage and BTBT under drain disturb condition. SSEP always shows faster T P and larger T D than CHE for all operating conditions. By proper choice of V D , SSEP shows higher T D for similar T P or lower T P for similar T D (better T P /T D ratio) when compared to CHISEL operation. Hence, SSEP is a very promising programming mechanism for scaled NOR Flash EEPROMs. 
